Hello PDF

SUBJECT NAME: VLSI DESIGN. SUBJECT CODE: EC UNIT I CMOS TECHNOLOGY. PART –A (2 MARKS). 1. What are four generations of Integration. EC / EC64 VLSI Design 2 Marks With Answers ECE 6th Semester Regulation | BE Electronics and Communication Engineering. Sixth Semester. 2 MARK QUESTION AND ANSWERS. ECVLSI DESIGN is CMOS technology? Complementary Metal Oxide Semiconductor (CMOS)in which.

Author: Goltirisar Sajora
Country: Senegal
Language: English (Spanish)
Genre: Photos
Published (Last): 20 February 2008
Pages: 305
PDF File Size: 11.45 Mb
ePub File Size: 16.75 Mb
ISBN: 576-9-97395-710-2
Downloads: 23796
Price: Free* [*Free Regsitration Required]
Uploader: Kazisar

It is similar in syntax to the C programming language. The AND gate accepts the carry in bit and compares it to the group propagate signal. These tests are used after the chip is manufactured to verify that the silicon is intact.

Final stable state does not depend on the order in which the state variable changes then that race is ec235 non critical race and it is not harmful Why low power has become an important issue in the VLSI circuit realization?

What are the various silicon wafer preparations? What is channel length modulation? A multiplier is nothing more ce2354 a collection of cascaded adders.


Design turnaround is a few hours. What are the characteristics of FPGA? Systems on Chips SOC. It makes sense to take this approach only if there are no suitable existing cell libraries available that can be used for the entire design.


By adjusting the body bias i. State different types of oxidation. The port has four or five single bit connections, as follows: Information is lost if power line is removed. Regular logic arrays b. These tests assert that all the gates in the chip, acting in concert, achieve a desired function. What is Enhancement mode transistor?

Give the steps inASIC design flow. Metastability is an unknown state it is neither zero nor one.

Size is less 2. Define Setup time and Hold time. Careful control during fabrication narks necessary to avoid this problem. When the channel is said to be pinched —off?


Reduce activity factor Reduce supply voltage The difference between the clock reaching at the launching flip flop vs the clock reaching the destination flip flop of a timing path. What is a FPGA? A device connected so as to pull the output voltage to the lower supply voltage usually 0V is called pull down device.

The completion time is limited by the depth of the carry save array, and by the carry propagation in the adder. markd

Why is the propagation delay in a carry select Adder is linearly proportional to N? Iterative logic array testing What are the different levels of design abstraction at physical design? Intra-assignment delay control 3. Metastability happens for the design systems violating setup or hold time requirements.


What are two components of Power dissipation. State the advantages of CMOS process. What is Stick Diagram? The important operations are and, nand, or, xor, xnor, and buf non-inverting drive buffer. This Voltage effectively pinches off the channel near the drain.

What is Depletion mode Device? By using two operating modes, witn and standby for each function blocks.

In a PAL, the device is programmed by changing the characteristics if the switching element. What is fault grading? All the mask layers of a CBIC are customized and are unique to a particular customer. Differentiate between xesign and channel less gate array. The simplest multiplier is the Braun multiplier. What is a multiplier circuit? A matrix of programmable interconnect surrounds the basic logic cells.

Each bit combination that comes out of the output lines is called a word. What are four generations of Integration Circuits? One else statement Syntax: N- channel transistors has greater switching speed when compared tp PMOS transistors. Verilog supports basic logic gates as predefined primitives.